18.5 Register Summary - Timer0


Offset	Name	Bit Pos.	7	5	4	3
0x00 ... 0x0FD2	Reserved
0x0FD3	TMR0L	7:0	TMR0L[7:0]
0x0FD4	TMR0H	7:0	TMR0H[7:0]
0x0FD5	T0CON0	7:0	T0EN	T0OUT	T016BIT	T0OUTPS[3:0]
0x0FD6	T0CON1	7:0	T0CS[2:0]		T0ASYNC	T0CKPS[3:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.