ATtiny3216/3217

36.12 USART

Figure 36-4. USART in SPI Mode - Timing Requirements in Master Mode

Table 36-18. USART in SPI Master Mode - Timing Characteristics
Symbol	Description	Condition	Min.	Typ.	Max.	Unit
f_SCK	SCK clock frequency	Master	-	-	10	MHz
t_SCK	SCK period	Master	100	-	-	ns
t_SCKW	SCK high/low width	Master	-	0.5 × t_SCK	-	ns
t_SCKR	SCK rise time	Master	-	2.7	-	ns
t_SCKF	SCK fall time	Master	-	2.7	-	ns
t_MIS	MISO setup to SCK	Master	-	10	-	ns
t_MIH	MISO hold after SCK	Master	-	10	-	ns
t_MOS	MOSI setup to SCK	Master	-	0.5 × t_SCK	-	ns
t_MOH	MOSI hold after SCK	Master	-	1.0	-	ns

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.