32.6.2.6.1 Disabling the Receiver

Writing ‘0’ to the Receiver Enable bit in the CTRLB register (CTRLB.RXEN) disables the receiver, flushes the two-level receive buffer and data from ongoing receptions are lost.