26.6.2.2 Enabling, Disabling, and Resetting
The DMAC is enabled by writing the DMA
Enable bit in the Control (CTRL.DMAENABLE) register to '1
'. The DMAC is
disabled by writing a '0
' to the CTRL.DMAENABLE register.
A DMA channel is enabled by writing the
Enable bit in the Channel Control A register (CHCTRLA.ENABLE) to '1
',
after the corresponding channel ID to the channel is configured. A DMA channel is disabled
by writing a '0
' to CHCTRLAn.ENABLE.
The CRC is enabled by writing a value to
the CRC Source bits in the Control register (CRCCTRL.CRCSRC). The CRC is disabled by
writing a '0
' to CRCCTRL.CRCSRC.
The DMAC is reset by writing a
'1
' to the Software Reset bit in the Control register (CTRL.SWRST)
while the DMAC and CRC are disabled. All registers in the DMAC except DBGCTRL will be reset
to their initial state.
A DMA channel is reset by writing a
'1
' to the Software Reset bit in the Channel Control A register
(CHCTRLAn.SWRST), after the corresponding channel is configured. The channel registers will
be reset to their initial state. The corresponding DMA channel must be disabled in order
for the Reset to take effect.