6.5.5.1.4 Input Mapping in PIC32CX-BZ3 Family of Devices

The following tables provide input mapping in PIC32CX-BZ3 family of devices

Table 6-2. Input Pin Selection Group 1
Peripheral Pin (pin name)[pin name]R SFR[pin name]R bits[pin name]R Value to RPn Pin Selection
EXTINT0 EXTINT0R EXTINT0R[3:0]

0000 = OFF

0001 = RPA3

0010 = RPA7

0011 = RPA11

0100 = RPB0(1)

0101 = RPB4

0110 = RPB8

0111 = RPB12(1)

1000 = RPA2(1)

1001 = RPA6

1010 = RPA10

1011 = RPA14

1100 = RPB3

1101 = RPB7

1110 = RPB11

1111 = RPA9

SERCOM0_PAD3SCOM0P3RSCOM0P3R[3:0]
SERCOM1_PAD2SCOM1P2RSCOM1P2R[3:0]
QD1QD1RQD1R[3:0]
CCLIN0CCLIN0RCCLIN0R[3:0]
CCLIN3CCLIN3RCCLIN3R[3:0]
TC0_WO0G1TC0WO0G1RTC0WO0G1R[3:0]
TC1_WO0G1TC1WO0G1RTC1WO0G1R[3:0]
TC2_WO0G1TC2WO0G1RTC2WO0G1R[3:0]
TC3_WO0G1TC3WO0G1RTC3WO0G1R[3:0]
TC4_WO0G1TC4WO0G1RTC4WO0G1R[3:0]
TC5_WO0G1TC5WO0G1RTC5WO0G1R[3:0]
TC6_WO0G1TC6WO0G1RTC6WO0G1R[3:0]
TC7_WO0G1 TC7WO0G1R TC7WO0G1R[3:0]
Note:
  1. Denotes that these pins and their associated registers are not available in the 32-pin package.
Table 6-3. Input Pin Selection Group 2
Peripheral Pin (pin name)[pin name]R SFR[pin name]R bits[pin name]R Value to RPn Pin Selection
EXTINT1 EXTINT1R EXTINT1R[3:0]

0000 = OFF

0001 = RPA4

0010 = RPA8

0011 = RPA12

0100 = RPB1(1)

0101 = RPB5

0110 = RPB9

0111 = RPB13(1)

1000 = RPA3

1001 = RPA7

1010 = RPA11

1011 = RPB0(1)

1100 = RPB4

1101 = RPB8

1110 = RPB12(1)

1111 = RPA0(1)

SERCOM0_PAD0SCOM0P0RSCOM0P0R[3:0]
SERCOM1_PAD3SCOM1P3RSCOM1P3R[3:0]
QD2QD2RQD2R[3:0]
CCLIN1CCLIN1RCCLIN1R[3:0]
CCLIN4CCLIN4RCCLIN4R[3:0]
TC0_WO0G2TC0WO0G2RTC0WO0G2R[3:0]
TC1_WO1G2TC1WO1G2RTC1WO1G2R[3:0]
TC2_WO1G2TC2WO1G2RTC2WO1G2R[3:0]
TC3_WO1G2TC3WO1G2RTC3WO1G2R[3:0]
TC4_WO1G2TC4WO1G2RTC4WO1G2R[3:0]
TC5_WO1G2TC5WO1G2RTC5WO1G2R[3:0]
TC6_WO1G2TC6WO1G2RTC6WO1G2R[3:0]
TC7_WO1G2 TC7WO1G2R TC7WO1G2R[3:0]
Note:
  1. Denotes that these pins and their associated registers are not available in the 32-pin package.
Table 6-4. Input Pin Selection Group 3
Peripheral Pin (pin name)[pin name]R SFR[pin name]R bits[pin name]R Value to RPn Pin Selection
EXTINT2 EXTINT2R EXTINT2R[3:0]

0000 = OFF

0001 = RPA5

0010 = RPA9

0011 = RPA13(1)

0100 = RPB2*

0101 = RPB6

0110 = RPB10(1)

0111 = RPA0(1)

1000 = RPA4

1001 = RPA8

1010 = RPA12

1011 = RPB1(1)

1100 = RPB5

1101 = RPB9

1110 = RPB13(1)

1111 = RPA1(1)

SERCOM1_PAD0SCOM1P3RSCOM1P3R[3:0]
QD3QD3RQD3R[3:0]
CCLIN2CCLIN2RCCLIN2R[3:0]
CCLIN5CCLIN5RCCLIN5R[3:0]
TC0_WO1G3TC0WO1G3RTC0WO1G3R[3:0]
TC1_WO0G3TC1WO0G3RTC1WO0G3R[3:0]
TC2_WO0G3TC2WO0G3RTC2WO0G3R[3:0]
TC3_WO0G3TC3WO0G3RTC3WO0G3R[3:0]
TC4_WO0G3TC4WO0G3RTC4WO0G3R[3:0]
TC5_WO0G3TC5WO0G3RTC5WO0G3R[3:0]
TC6_WO0G3TC6WO0G3RTC6WO0G3R[3:0]
TC7_WO0G3 TC7WO0G3R TC7WO0G3R[3:0]
Note:
  1. Denotes that these pins and their associated registers are not available in the 32-pin package.
Table 6-5. Input Pin Selection Group 4
Peripheral Pin (pin name)[pin name]R SFR[pin name]R bits[pin name]R Value to RPn Pin Selection
EXTINT3 EXTINT3R EXTINT3R[3:0]

0000 = OFF

0001 = RPA6

0010 = RPA10

0011 = RPA14(1)

0100 = RPB3(1)

0101 = RPB7

0110 = RPB11(1)

0111 = RPA1(1)

1000 = RPA5

1001 = RPA9

1010 = RPA13(1)

1011 = RPB2(1)

1100 = RPB6

1101 = RPB10(1)

1110 = RPA8

1111 = RPA2(1)

NMINMIRNMIR[3:0]
SERCOM0_PAD2SCOM0P2RSCOM0P2R[3:0]
QD0QD0RQD0R[3:0]
TC0_WO1G4TC0WO1G4RTC0WO1G4R[3:0]
TC2_WO1G4TC2WO1G4RTC2WO1G4R[3:0]
TC3_WO1G4TC3WO1G4RTC3WO1G4R[3:0]
TC4_WO1G4TC4WO1G4RTC4WO1G4R[3:0]
TC5_WO1G4TC5WO1G4RTC5WO1G4R[3:0]
TC6_WO1G4TC6WO1G4RTC6WO1G4R[3:0]
TC7_WO1G4 TC7WO1G4R TC7WO1G4R[3:0]
Note:
  1. Denotes that these pins and their associated registers are not available in the 32-pin package.
Table 6-6. Input Pin Selection Group 5
Peripheral Pin (pin name)[pin name]R SFR[pin name]R bits[pin name]R Value to RPn Pin Selection
SERCOM0_PAD1 SCOM0P1R SCOM0P1R[3:0]

0000 = OFF

0001 = RPA3

0010 = RPA5

0011 = RPA6

0100 = RPA7

0101 = RPB5

0110 = RPB6

0111 = RPB8

1000 = RPB9

1001 = OFF

1010 = OFF

1011 = OFF

1100 = OFF

1101 = OFF

1110 = OFF

1111 = OFF

SERCOM1_PAD1SCOM1P1RSCOM1P1R[3:0]
REFI REFIR REFIR[3:0]