15.7.4 Interrupt Enable Clear
| Symbol | Description | Symbol | Description | Symbol | Description |
|---|---|---|---|---|---|
| R | Readable bit | HC | Cleared by Hardware | (Grey cell) | Unimplemented |
| W | Writable bit | HS | Set by Hardware | X | Bit is unknown at Reset |
| K | Write to clear | S | Software settable bit | — | — |
| Name: | INTENCLR |
| Offset: | 0x4 |
| Reset: | 0x00 |
| Property: | Write-Protected |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EW | |||||||||
| Access | R/W | ||||||||
| Reset | 0 |
Bit 0 – EW Early Warning Interrupt Enable
Writing a zero to this bit has no effect. Writing a one to this bit disables the Early Warning interrupt.
| Value | Description |
|---|---|
| 0 | The Early Warning interrupt is disabled |
| 1 | The Early Warning interrupt is enabled |