19.14.3 TMRxCLK
| Name: | TMRxCLK |
| Address: | 0xFD1,0xFCB,0xFC5 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| CS[3:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | |||||
| Reset | 0 | 0 | 0 | 0 | |||||
Bits 3:0 – CS[3:0] Timer Clock Source Selection bits
Refer to the clock source selection table.
| Reset States: |
|
| Name: | TMRxCLK |
| Address: | 0xFD1,0xFCB,0xFC5 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| CS[3:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | |||||
| Reset | 0 | 0 | 0 | 0 | |||||
Refer to the clock source selection table.
| Reset States: |
|
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.