Jump to main content
Ultra-Low Power Arm® ARM926EJ-S™ Processor-Based MPU, 600 MHz, Camera, LCD, 2D Graphics, Dual 10/100 Ethernet, CAN, USB, QSPI, FLEXCOMs, AES, SHA
Search
Product Pages
SAM9X60
Home
2
CPU and Interconnect
2.5
Boot Strategies
2.5.1
Standard Boot Strategy
2.5.1.4
Boot Configuration
2.5.1.4.7
Detailed Memory Boot Procedures
Introduction
Reference Document
1
Overview
2
CPU and Interconnect
2.1
ARM926EJ-S Processor
2.2
Debug and Test
2.3
Bus Matrix (MATRIX)
2.4
DMA Controller (XDMAC)
2.5
Boot Strategies
2.5.1
Standard Boot Strategy
2.5.1.1
Description
2.5.1.2
Flow Diagram
2.5.1.3
Chip Setup
2.5.1.4
Boot Configuration
2.5.1.4.1
Default Boot Sequence (Without Boot Configuration Packet)
2.5.1.4.2
Using Boot Configuration Packet
2.5.1.4.3
Boot Sequence Controller Configuration Register
Boot Sequence Controller Configuration Register
2.5.1.4.4
Boot Configuration User Interface
2.5.1.4.5
NVM Boot Sequence
2.5.1.4.6
Valid Bootstrap Code Detection
2.5.1.4.7
Detailed Memory Boot Procedures
2.5.1.4.7.1
NAND Flash Boot: NAND Flash Detection
2.5.1.4.7.2
NAND Flash Boot: PMECC Error Detection and Correction
2.5.1.4.7.3
SD Card/e.MMC Boot
2.5.1.4.7.4
SPI Flash Boot
2.5.1.4.7.5
QSPI NOR Flash Boot
2.5.1.4.8
Hardware and Software Constraints
2.5.1.5
SAM-BA Monitor
2.5.2
Secure Boot Strategy
3
Memories
4
System Controller
5
Image Subsystem
6
Audio Subsystem
7
Security and Cryptography Subsystem
8
Connectivity Subsystem
9
USB Subsystem
10
Electrical and Mechanical Characteristics
11
Revision History
Microchip Information
2.5.1.4.7 Detailed Memory Boot Procedures
