44.6.3 BT.601/656/1120 Embedded Timing Synchronization Operation

The ISC module supports embedded synchronization decoding. When the ISC_PFE_CFG0.CCIR656 is set, the decoder is activated and signals isc_vsync and isc_hsync are not used to decode the valid pixels. If the CCIR10_8N is set, the bitstream is 10 bits wide, otherwise it is only 8 bits wide. When the ISC_PFE_CFG0.CCIR_CRC is set, the decoder automatically corrects the error.

Figure 44-13. Field/Segment Timing Relationship for Interlaced and Segmented Frame Systems

Figure 44-14. Frame Timing Relationship for Progressive Systems

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.