9 Timing Concepts

The following sections describe timing concepts associated with the RTG4 FPGA Clock Conditioning Circuit with PLL configuration.