After you activate the inter-clock domain checking for a given clock domain CK1, SmartTime detects automatically all other domains CKn with paths ending at CK1.
Output propagation delay is affected by both the capacitive loading on the board and the I/O standard.
The following sections describe advanced timing analysis.
