3.7 Enhanced PF_SRAM_AHBL_AXI with High-Reliability Options

Libero SoC v2025.2 adds new options for high reliability to enable fault tolerance logic, synchronous reset, and timeout counts for read and write operations on the AHBL or AXI interface.