8.1.1 Internal SRAM

The device embeds up to 512 Kbytes of high-speed SRAM with zero wait state access time.

The multibank and multiport RAM architecture provides an efficient way to optimize the access latency to the memory, whatever types of access are performed by the hosts.

A maximum of one system bus clock cycle is required to complete an access to the RAM. The predictability is therefore optimal.