27.5.3 Clocks
The PORT bus clock (CLK_PORT_APB) can be enabled or disabled in the power manager, and its default state can be found in the Peripheral Clock Masking section of the MCLK – Main Clock chapter.
The PORT bus clock (CLK_PORT_APB) can be enabled or disabled in the power manager, and its default state can be found in the Peripheral Clock Masking section of the MCLK – Main Clock chapter.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.