31.6.6 Status

This bit is set if a client SCL low extend time-out occurs.

This bit is cleared automatically if responding to a new start condition with ACK or NACK (write 0x3 to CTRLB.CMD).

This bit is not cleared when INTFLAG.AMATCH is cleared. Write to '1' to clear SEXTTOUT status.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the status.

The client Clock Hold bit (STATUS.CLKHOLD) is set when the client is holding the SCL line low, stretching the I²C clock. Software has to consider this bit a read-only status flag that is set when INTFLAG.DRDY or INTFLAG.AMATCH is set. Do not clear the STATUS.CLKHOLD bit to preserve the current clock hold state.

This bit is automatically cleared when the corresponding interrupt is also cleared.

This bit is set if an SCL low time-out occurs.

This bit is cleared automatically if responding to a new start condition with ACK or NACK (write 0x3 to CTRLB.CMD). This bit is not cleared when INTFLAG.AMATCH is cleared. Write to '1' to clear LOWTOUT status.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the status.

When INTFLAG.AMATCH is raised due to an address match, SR indicates a repeated start or start condition.

This flag is only valid while the INTFLAG.AMATCH flag is one.

The Read/Write Direction (STATUS.DIR) bit stores the direction of the last address packet received from a host.

This bit indicates whether the last data packet sent was acknowledged or not.

If set, the I²C client was not able to transmit a high data or NACK bit, the I²C client will immediately release the SDA and SCL lines and wait for the next packet addressed to it.

This flag is intended for the SMBus address resolution protocol (ARP). A detected collision in non-ARP situations indicates that there has been a protocol violation, and it must be treated as a bus error.

Note that this status will not trigger any interrupt, and it must be checked by software to verify that the data were sent correctly. This bit is cleared automatically if responding to an address match with an ACK or a NACK (writing 0x3 to CTRLB.CMD). This bit is not cleared when INTFLAG.AMATCH is cleared. Write to '1' to clear COLL status.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the status.

The Bus Error bit (STATUS.BUSERR) indicates that an illegal bus condition has occurred on the bus, regardless of bus ownership. An illegal bus condition is detected if a protocol violating start, repeated start or stop is detected on the I²C bus lines. A start condition directly followed by a stop condition is one example of a protocol violation. If a time-out occurs during a frame, this is also considered a protocol violation, and will set STATUS.BUSERR.

This bit is cleared automatically if responding to an address match with an ACK or a NACK (writing 0x3 to CTRLB.CMD). This bit is not cleared when INTFLAG.AMATCH is cleared. Write '1' to clear BUSERR status.

Writing a ‘0’ to this bit has no effect.

Writing a ‘1’ to this bit will clear the status.