27.4.3.3 Slew Rate Limitation

The output pin internal slew rate limit can be enabled by writing a ‘1’ to the Output Driver Slew Rate Limit Enable bit in the Pin Configuration register (PINCFG[n].SLEWLIM).

Refer to the Electrical Characteristics section for details on the slew rate limit.