3.2 Serial Clock Line (SCL)
The SCL is a clock input pin. All communication and timing is relative to the signal on this pin. The clock is generated by the host or master controller on the bus. (See Serial Communication.)
The SCL is a clock input pin. All communication and timing is relative to the signal on this pin. The clock is generated by the host or master controller on the bus. (See Serial Communication.)