3 Pin Allocation Tables

Table 3-1. 14/16-Pin Allocation Table
I/O	14-Pin SOIC TSSOP	ADC	DAC	Comparator	Timers	CCP	16-Bit PWM	CLB	CLC	I²C/ SPI	EUSART	IOC	Interrupt	Basic
RA0	13	ANA0	DAC1OUT1	C1IN0+	—	—	—	—	—	—	—	IOCA0	—	ICSPDAT ICDDAT
RA1	12	ANA1 V_REF+(ADC)	DAC1REF0+	C1IN0- C2IN0-	—	—	—	—	—	—	—	IOCA1	—	ICSPCLK ICDCLK
RA2	11	ANA2	DAC1OUT2	—	T0CKI⁽¹⁾	—	—	—	—	—	—	IOCA2	INT⁽¹⁾	—
RA3	4	—	—	—	—	—	—	—	—	—	—	IOCA3	—	MCLR V_PP
RA4	3	ANA4	—	—	T1G⁽¹⁾	—	—	—	—	—	—	IOCA4	—	CLKOUT OSC2 SOSCO
RA5	2	ANA5	—	—	T1CKI⁽¹⁾ T2IN⁽¹⁾	—	PWM1ERS⁽¹⁾	CLBIN3⁽¹⁾	CLCIN3⁽¹⁾	—	—	IOCA5	—	CLKIN OSC1 SOSCI
RC0	10	ANC0	—	C2IN0+	—	—	—	—	—	SCL1^(1,3,4) SCK1^(1,3,4)	CK2^(1,3)	IOCC0	—	—
RC1	9	ANC1	—	C1IN1- C2IN1-	T4IN⁽¹⁾	—	PWM2ERS⁽¹⁾	CLBIN2⁽¹⁾	CLCIN2⁽¹⁾	SDA1^(1,3,4) SDI1^(1,3,4)	RX2⁽¹⁾ DT2^(1,3)	IOCC1	—	—
RC2	8	ANC2 ADACT⁽¹⁾	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	IOCC2	—	—
RC3	7	ANC3	—	C1IN3- C2IN3-	—	CCP2⁽¹⁾	PWMIN1⁽¹⁾	CLBIN0⁽¹⁾	CLCIN0⁽¹⁾	SS1⁽¹⁾	—	IOCC3	—	—
RC4	6	ANC4	—	—	T3G⁽¹⁾	—	—	CLBIN1⁽¹⁾	CLCIN1⁽¹⁾	—	CK1^(1,3)	IOCC4	—	—
RC5	5	ANC5	—	—	T3CKI⁽¹⁾	CCP1⁽¹⁾	PWMIN0⁽¹⁾	—	—	—	RX1⁽¹⁾ DT1^(1,3)	IOCC5	—	—
V_DD	1	—	—	—	—	—	—	—	—	—	—	—	—	V_DD
V_SS	14	—	—	—	—	—	—	—	—	—	—	—	—	V_SS
OUT⁽²⁾	—	ADGRDA ADGRDB	—	CMP1 CMP2	TMR0	CCP1 CCP2	PWM11 PWM12 PWM21 PWM22	CLBPPSOUT0 CLBPPSOUT1 CLBPPSOUT2 CLBPPSOUT3 CLBPPSOUT4 CLBPPSOUT5 CLBPPSOUT6 CLBPPSOUT7	CLC1OUT CLC2OUT CLC3OUT CLC4OUT	SCL1 SCK1 SDA1 SDO1	TX1 DT1 CK1 TX2 DT2 CK2	—	—	—
Note: This is a PPS remappable input signal. The input function may be moved from the default location shown to any PORTx pin. All output signals shown in this row are PPS remappable. This is a bidirectional signal. For normal operation, user software must map this signal to the same pin via the PPS input and PPS output registers. These pins can be configured for I²C or SMBus logic levels via the RxyI2C registers. The SCL1/SDA1 signals may be assigned to these pins for expected operation. PPS assignments of these signals to other pins will operate; however, the logic levels will be standard TTL/ST as selected by the INLVL register.

Table 3-2. 20-Pin Allocation Table
I/O	20-Pin PDIP SSOP	20-Pin VQFN	ADC	DAC	Comparator	Timers	CCP	16-Bit PWM	CLB	CLC	I²C/ SPI	EUSART	IOC	Interrupt	Basic
RA0	19	16	ANA0	DAC1OUT1	C1IN0+	—	—	—	—	—	—	—	IOCA0	—	ICSPDAT ICDDAT
RA1	18	15	ANA1 V_REF+(ADC)	DAC1REF0+	C1IN0- C2IN0-	—	—	—	—	—	—	—	IOCA1	—	ICSPCLK ICDCLK
RA2	17	14	ANA2	DAC1OUT2	—	T0CKI⁽¹⁾	—	—	CLBIN0⁽¹⁾	CLCIN0⁽¹⁾	—	—	IOCA2	INT⁽¹⁾	—
RA3	4	1	—	—	—	—	—	—	—	—	—	—	IOCA3	—	MCLR V_PP
RA4	3	20	ANA4	—	—	T1G⁽¹⁾	—	—	—	—	—	—	IOCA4	—	CLKOUT OSC2 SOSCO
RA5	2	19	ANA5	—	—	T1CKI⁽¹⁾ T2IN⁽¹⁾	—	PWM1ERS⁽¹⁾	—	—	—	—	IOCA5	—	CLKIN OSC1 SOSCI
RB4	13	10	ANB4	—	—	—	—	—	CLBIN2⁽¹⁾	CLCIN2⁽¹⁾	SDA1^(1,3,4) SDI1^(1,3,4)	—	IOCB4	—	—
RB5	12	9	ANB5	—	—	—	—	—	CLBIN3⁽¹⁾	CLCIN3⁽¹⁾	—	RX1⁽¹⁾ DT1^(1,3)	IOCB5	—	—
RB6	11	8	ANB6	—	—	—	—	—	—	—	SCL1^(1,3,4) SCK1^(1,3,4)	—	IOCB6	—	—
RB7	10	7	ANB7	—	—	—	—	—	—	—	—	CK1^(1,3)	IOCB7	—	—
RC0	16	13	ANC0	—	C2IN0+	—	—	—	—	—	—	CK2^(1,3)	IOCC0	—	—
RC1	15	12	ANC1	—	C1IN1- C2IN1-	T4IN⁽¹⁾	—	PWM2ERS⁽¹⁾	—	—	—	RX2⁽¹⁾ DT2^(1,3)	IOCC1	—	—
RC2	14	11	ANC2 ADACT⁽¹⁾	—	C1IN2- C2IN2-	—	—	—	—	—	—	—	IOCC2	—	—
RC3	7	4	ANC3	—	C1IN3- C2IN3-	—	CCP2⁽¹⁾	PWMIN1⁽¹⁾	CLBIN1⁽¹⁾	CLCIN1⁽¹⁾	—	—	IOCC3	—	—
RC4	6	3	ANC4	—	—	T3G⁽¹⁾	—	—	—	—	—	—	IOCC4	—	—
RC5	5	2	ANC5	—	—	T3CKI⁽¹⁾	CCP1⁽¹⁾	PWMIN0⁽¹⁾	—	—	—	—	IOCC5	—	—
RC6	8	5	ANC6	—	—	—	—	—	—	—	SS1⁽¹⁾	—	IOCC6	—	—
RC7	9	6	ANC7	—	—	—	—	—	—	—	—	—	IOCC7	—	—
V_DD	1	18	—	—	—	—	—	—	—	—	—	—	—	—	V_DD
V_SS	20	17	—	—	—	—	—	—	—	—	—	—	—	—	V_SS
OUT⁽²⁾	—	—	ADGRDA ADGRDB	—	CMP1 CMP2	TMR0	CCP1 CCP2	PWM11 PWM12 PWM21 PWM22	CLBPPSOUT0 CLBPPSOUT1 CLBPPSOUT2 CLBPPSOUT3 CLBPPSOUT4 CLBPPSOUT5 CLBPPSOUT6 CLBPPSOUT7	CLC1OUT CLC2OUT CLC3OUT CLC4OUT	SCL1 SCK1 SDA1 SDO1	TX1 DT1 CK1 TX2 DT2 CK2	—	—	—
Note: This is a PPS remappable input signal. The input function may be moved from the default location shown to any PORTx pin. All output signals shown in this row are PPS remappable. This is a bidirectional signal. For normal operation, user software must map this signal to the same pin via the PPS input and PPS output registers. These pins can be configured for I²C or SMBus logic levels via the RxyI2C registers. The SCL1/SDA1 signals may be assigned to these pins for expected operation. PPS assignments of these signals to other pins will operate; however, the logic levels will be standard TTL/ST as selected by the INLVL register.