Bit 2 – OCIE2B Timer/Counter 2,
Output Compare B Match Interrupt Enable
When the OCIE2B bit
is written to '1' and the I-bit in the Status Register is set (one), the
Timer/Counter2 Compare Match B interrupt is enabled. The corresponding interrupt is
executed if a compare match in Timer/Counter 2 occurs, i.e., when the OCF2B bit is
set in TIFR2.
Bit 1 – OCIE2A Timer/Counter 2,
Output Compare A Match Interrupt Enable
When the OCIE2A bit
is written to '1' and the I-bit in the Status Register is set (one), the
Timer/Counter2 Compare Match A interrupt is enabled. The corresponding interrupt is
executed if a compare match in Timer/Counter 2 occurs, i.e., when the OCF2A bit is
set in TIFR2.
Bit 0 – TOIE2 Timer/Counter 2,
Overflow Interrupt Enable
When the TOIE2 bit
is written to '1' and the I-bit in the Status Register is set (one), the
Timer/Counter2 Overflow interrupt is enabled. The corresponding interrupt is
executed if an overflow in Timer/Counter 2 occurs, i.e., when the TOV2 bit is set in
TIFR2.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
