Jump to main content
dsPIC33A DSC Security Features Use Cases and Implementation Guide
dsPIC33A DSC Security Features Use Cases and Implementation Guide
  1. Home
  2. 3 dsPIC33A Hardware Features
  3. 3.4 In-Circuit Serial Programming - ICSP™
  4. 3.4.2 Code Protection
  5. 3.4.2.1 IRT Regions
Previous | Next
  • Introduction
  • 1 Scope
  • 2 Terms
  • 3 dsPIC33A Hardware Features
    • 3.1 Configuration Bits
    • 3.2 Flash Protection Regions
    • 3.3 Cryptographic Accelerator Module (CAM)
    • 3.4 In-Circuit Serial Programming - ICSP™
      • 3.4.1 Chip Erase
      • 3.4.2 Code Protection
        • 3.4.2.1 IRT Regions
        • 3.4.2.2 Non-IRT Regions (OTP and firmware): Code-Protect
      • 3.4.3 ICSP™ Write Inhibit
    • 3.5 Interrupt Vector Table (IVT) Remapping
    • 3.6 RAM Execution
  • 4 Security Use Cases
  • 5 Conclusion
  • 6 Resources
  • 7 Revision History
  • Microchip Information

3.4.2.1 IRT Regions

All IRT regions have ICSP reads disabled when fully configured and the IRT operation is enabled. This is defined in Immutable Root of Trust (IRT) Region Features and Usage.

DS70005651A

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

About

Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support

Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links

microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon