15.3.3 Reset
SMC and NFC are connected to the processor and peripherals reset line.
UDDRC and DDR3PHY have separated reset lines, controlled in RSTC_ GRSTR.
SMC and NFC are connected to the processor and peripherals reset line.
UDDRC and DDR3PHY have separated reset lines, controlled in RSTC_ GRSTR.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.