20.4.1 Debug Operation

When the CPU is halted in Debug mode, the PM continues normal operation. If Standby mode is requested by the system while in Debug mode, the power domains are not turned off. As a consequence, power measurements while in Debug mode are not relevant.

If Hibernate mode or Backup mode is requested by the system while in Debug mode, the core domains are kept on, and the debug modules are kept running to allow the debugger to access internal registers. When exiting the Hibernate or Backup mode upon a reset condition, the core domains are reset except the debug logic, allowing users to keep using their current debug session.

If Off mode is requested while in Debug mode, the core domains are reset.

Hot plugging in Standby mode is supported.

Hot plugging in Hibernate or Backup mode or Off mode is not supported as the DSU module is not powered.

Cold plugging in Hibernate or Backup or Off mode is supported if the external reset duration is superior to the corresponding Sleep mode wakeup time, refer to the Chapter “Electrical characteristic”.

Backup wakeup time is less than 200 us in a typical case. This value can be higher if voltage scaling in SUPC is enabled. Refers to the SUPC for additional information.