Jump to main content
AVR® Instruction Set Manual
AVR® Instruction Set Manual
  1. Home
  2. 8 Revision History
  3. 8.5 Rev.0856K - 04/2016

  • Introduction
  • 1 Instruction Set Nomenclature
  • 2 CPU Registers Located in the I/O Space
  • 3 The Program and Data Addressing Modes
  • 4 Conditional Branch Summary
  • 5 Instruction Set Summary
  • 6 Instruction Description
  • 7 Appendix A Device Core Overview
  • 8 Revision History
    • 8.1 Rev. DS40002198C - 11/2024
    • 8.2 Rev. DS40002198B - 02/2021
    • 8.3 Rev. DS40002198A - 05/2020
    • 8.4 Rev.0856L - 11/2016
    • 8.5 Rev.0856K - 04/2016
    • 8.6 Rev.0856J - 07/2014
    • 8.7 Rev.0856I – 07/2010
    • 8.8 Rev.0856H – 04/2009
    • 8.9 Rev.0856G – 07/2008
    • 8.10 Rev.0856F – 05/2008
  • Legal Disclaimer
  • Microchip Information

8.5 Rev.0856K - 04/2016

A note has been added to section “RETI – Return from Interrupt”.

About

Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support

Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links

microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon