11.3.7 Synchronization Delay
The synchronization will delay the read/write access duration by a delay D, as shown in the equation below:
Where:
is the period of the generic clock and is the period of the peripheral bus clock. A normal peripheral bus register access duration is .