AVR32DA28/32/48

37.10.4 PLL

Table 37-13. PLL Specifications
Symbol	Description	Min.	Typ. ✝	Max.	Unit
f_PLLIN	PLL input frequency range	16	—	24	MHz
f_PLLOUT	PLL output frequency range	32	—	48	MHz
t_PLLST	PLL lock time	—	10	—	μs
✝ Data in the “Typ.” column is at T_A = 25°C and V_DD = 3.0V unless otherwise specified. These parameters are for design guidance only and are not tested.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.