53.7 Register Summary


Offset	Name	Bit Pos.	7	6	5	4	2	1	0
0x00	ACC_CR	7:0							SWRST
		15:8
		23:16
		31:24
0x04	ACC_MR	7:0		SELPLUS[2:0]			SELMINUS[2:0]
		15:8		FE	SELFS	INV	EDGETYP[1:0]		ACEN
		23:16
		31:24
0x08 ... 0x23	Reserved
0x24	ACC_IER	7:0							CE
		15:8
		23:16
		31:24
0x28	ACC_IDR	7:0							CE
		15:8
		23:16
		31:24
0x2C	ACC_IMR	7:0							CE
		15:8
		23:16
		31:24
0x30	ACC_ISR	7:0						SCO	CE
		15:8
		23:16
		31:24	MASK
0x34 ... 0x93	Reserved
0x94	ACC_ACR	7:0					HYST[1:0]		ISEL
		15:8
		23:16
		31:24
0x98 ... 0xE3	Reserved
0xE4	ACC_WPMR	7:0							WPEN
		15:8	WPKEY[7:0]
		23:16	WPKEY[15:8]
		31:24	WPKEY[23:16]
0xE8	ACC_WPSR	7:0							WPVS
		15:8
		23:16
		31:24

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.