35.3 Block Diagram

Figure 35-1. DMA Controller (XDMAC) Block Diagram