15 Device Utilization and Performance

The following table lists the device utilization used for Speed ID IQ PI Controller.

Table 15-1. Speed ID IQ PI Controller Utilization
Device DetailsResourcesPerformance (MHz)RAMsMath BlocksChip Globals
FamilyDeviceLUTsDFFLSRAMμSRAM
PolarFire® SoCMPFS250T6274111200010
PolarFireMPF300T6274111200010
SmartFusion® 2M2S1506314111200010
Important:
  1. The data in the preceding table is captured using typical synthesis and layout settings. The CDR reference clock source is set to Dedicated with other configurator values unchanged.
  2. Clock is constrained to 200 MHz while running the timing analysis to achieve the performance numbers.