35.7.1.13 Counter Value, 8-bit Mode
Note: Prior to any read access, this
register must be synchronized by writing the according TC Command value to the Control B
Set register (CTRLBSET.CMD = READSYNC).
| Name: | COUNT |
| Offset: | 0x14 |
| Reset: | 0x00 |
| Property: | PAC Write-Protection, Write-Synchronized |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| COUNT[7:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
