13.8.6.5 SleepWalking with Static Power Domain Gating in Details

AC SleepWalking with Static PD Gating

The AC peripheral is used in continuous measurement mode to monitor the voltage level on input pins. An AC interrupt is generated to wake up the device. To make the AC continue to run in standby sleep mode, the RUNSTDBY bit must be written to '1'.

• Entering standby mode: As shown in the next figure, PD0 (where the AC is located) remains active, whereas PD2 and PD1 are successively set to a retention state by the Power Manager.

• Exiting standby mode: When conditions are met, the AC peripheral generates an interrupt to wake up the device. Successively, the PM peripheral sets PD1 and PD2 to active state. Once PD2 is in active state, the CPU is able to operate normally and execute the AC interrupt handler accordingly.
• Wake-up time:
  • The required time to set PD1 and PD2 to active state has to be considered for the global wake-up time; refer to 13.8.6.4.6 Wake-Up Time for details.
  • In this case, the VDDCORE voltage is still supplied by the main voltage regulator; refer to 13.8.6.4.4 Regulator Automatic Low Power Mode for details. Thus, global wake-up time is not affected by the regulator.

TC0 SleepWalking with Static PD Gating

TC0 peripheral is used in counter operation mode. An interrupt is generated to wake up the device based on the TC0 peripheral configuration. To make the TC0 peripheral continue to run in standby sleep mode, the RUNSTDBY bit is written to '1'.

• Entering standby mode: As shown in Figure 13-26, PD1 (where the TC0 is located) and PD0 (where the peripheral clock generator is located) remain active, whereas PD2 is set to retention state by the Power Manager peripheral. Refer to 13.8.6.3.6 Power Domain Controller for details.
• Exiting standby mode: When conditions are met, the TC0 peripheral generates an interrupt to wake up the device. The PM peripheral sets PD2 to active state. Once PD2 is in active state, the is able to operate normally and execute the TC0 interrupt handler accordingly.
• Wake-up time:
  • The required time to set PD2 to active state has to be considered for the global wake-up time; refer to 13.8.6.4.6 Wake-Up Time for details.
  • In this case, the VDDCORE voltage is still supplied by the main voltage regulator; refer to 13.8.6.4.4 Regulator Automatic Low Power Mode for details. Thus, global wake-up time is not affected by the regulator.

EIC SleepWalking with Static PD Gating

In this example, EIC peripheral is used to detect an edge condition to generate interrupt to the CPU. An External interrupt pin is filtered by the CLK_ULP32K clock; the GCLK peripheral is not used. Refer to 13.15 EIC – External Interrupt Controller for details. The EIC peripheral is located in the power domain PDTOP (which is not switchable), and there is no RUNSTDBY bit in the EIC peripheral.

• Entering standby mode: As shown in Figure 13-27, all the switchable power domains are set in retention state by the Power Manager peripheral. The low power regulator supplies the VDDCORE voltage level.
• Exiting standby mode: When conditions are met, the EIC peripheral generates an interrupt to wake the device up. Successively, the PM peripheral sets PD0, PD1 and PD2 to active state, and the main voltage regulator restarts. Once PD2 is in active state and the main voltage regulator is ready, the CPU is able to operate normally and execute the EIC interrupt handler accordingly.

• Wake-up time:

  • The required time to set the switchable power domains to active state has to be considered for the global wake-up time; refer to 13.8.6.4.6 Wake-Up Time for details.
  • When in standby sleep mode, the GCLK peripheral is not used, allowing the VDDCORE to be supplied by the low power regulator to reduce consumption; see 13.8.6.4.4 Regulator Automatic Low Power Mode. Consequently, the main voltage regulator wake-up time has to be considered for the global wake-up time as shown in Figure 13-27.