Jump to main content
25.7.12 General Purpose n
Note: This register is
write-synchronized: SYNCBUSY.GPn must be checked to ensure the GPn register
synchronization is complete.
Name: GP Offset: 0x40 + n*0x04 [n=0..1] Reset: 0x00000000 Property: PAC Write-Protection,
Write-Synchronized
Bit 31 30 29 28 27 26 25 24 GP[31:24] Access R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0
Bit 23 22 21 20 19 18 17 16 GP[23:16] Access R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0
Bit 15 14 13 12 11 10 9 8 GP[15:8] Access R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0
Bit 7 6 5 4 3 2 1 0 GP[7:0] Access R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0
Bits 31:0 – GP[31:0] General
Purpose
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.