Jump to main content
Arm® Arm926EJ-S™ Processor-Based MPU, 800 MHz, MIPI DSI® or CSI-2, LVDS, RGB, 2D Graphics, Gigabit Ethernet with TSN, CAN-FD, Octal/Quad SPI, Crypto, PUF
Arm® Arm926EJ-S™ Processor-Based MPU, 800 MHz, MIPI DSI® or CSI-2, LVDS, RGB, 2D Graphics, Gigabit Ethernet with TSN, CAN-FD, Octal/Quad SPI, Crypto, PUF
Product Pages
SAM9X70 SAM9X72 SAM9X75
  1. Home
  2. 3 Memories
  3. 3.3 Static Memory Controller (SMC)
  4. 3.3.5 Multiplexed Signals

  • Introduction
  • Reference Document
  • 1 Overview
  • 2 CPU and Interconnect
  • 3 Memories
    • 3.1 Overview
    • 3.2 External Bus Interface (EBI)
    • 3.3 Static Memory Controller (SMC)
      • 3.3.1 Description
      • 3.3.2 Embedded Characteristics
      • 3.3.3 I/O Lines Description
      • 3.3.4 Interrupt Source
      • 3.3.5 Multiplexed Signals
      • 3.3.6 Application Example
      • 3.3.7 Product Dependencies
      • 3.3.8 External Memory Mapping
      • 3.3.9 Connection to External Devices
      • 3.3.10 Standard Read and Write Protocols
      • 3.3.11 Automatic Wait States
      • 3.3.12 Data Float Wait States
      • 3.3.13 External Wait
      • 3.3.14 Slow Clock Mode
      • 3.3.15 Asynchronous Page Mode
      • 3.3.16 Register Write Protection
      • 3.3.17 Security and Safety Analysis and Reports
      • 3.3.18 Scrambling/Unscrambling Function
      • 3.3.19 Clearing Scrambling Keys on a Tamper Event
      • 3.3.20 Register Summary
    • 3.4 Programmable Multibit Error Correction Code Controller (PMECC)
    • 3.5 Programmable Multibit ECC Error Location Controller (PMERRLOC)
    • 3.6 DDR-SDRAM Controller (MPDDRC)
    • 3.7 OTP Memory Controller (OTPC)
  • 4 System Controller
  • 5 Image Subsystem
  • 6 Audio Subsystem
  • 7 Security and Cryptography Subsystem
  • 8 Connectivity Subsystem
  • 9 USB Subsystem
  • 10 Electrical and Mechanical Characteristics
  • 11 Revision History
  • Microchip Information

3.3.5 Multiplexed Signals

Table 3-6. Static Memory Controller (SMC) Multiplexed Signals
Multiplexed SignalsRelated Function
NWR0NWE–Byte-write or byte-select access, see Byte Write or Byte Select Access
A0NBS0–8-bit or 16-bit data bus, see Data Bus Width
NWR1NBS1–Byte-write or byte-select access, see Byte Write or Byte Select Access

About

Company
Careers
Contact Us
Media Center
Investor Relations
Corporate Responsibility

Support

Microchip Forums
AVR Freaks
Design Help
Technical Support
Export Control Data
PCNs

Quick Links

microchipDIRECT.com
Microchip University
myMicrochip
Blogs
Reference Designs
Parametric Search
Microchip Logo

Microchip Technology Inc.

2355 West Chandler Blvd.

Chandler, Arizona, USA

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip Instagram
Microchip Weibo

© Copyright 1998-2024 Microchip Technology Inc. All rights reserved. Shanghai ICP Recordal No.09049794

Terms Of Use
Privacy Notice
Legal
Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon