23.11 Register Summary - Registers Associated with PWM


Offset	Name	Bit Pos.	7	5	4	3	1
0x00 ... 0x0F9F	Reserved
0x0FA0	PWM4DC	7:0	DCL[1:0]
0x0FA0	PWM4DC	15:8	DCH[7:0]
0x0FA2	PWM4CON	7:0	EN	OUT	POL
0x0FA3	PWM3DC	7:0	DCL[1:0]
0x0FA3	PWM3DC	15:8	DCH[7:0]
0x0FA5	PWM3CON	7:0	EN	OUT	POL
0x0FA6 ... 0x0FAD	Reserved
0x0FAE	CCPTMRS	7:0	P4TSEL[1:0]	P3TSEL[1:0]		C2TSEL[1:0]	C1TSEL[1:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.