25.15.1 CWGxCLK
| Name: | CWGxCLK |
| Offset: | 0x0F40 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| CS | |||||||||
| Access | R/W | ||||||||
| Reset | 0 |
Bit 0 – CS Clock Source
| Value | Description |
|---|---|
1 |
HFINTOSC (remains operating during Sleep) |
0 |
FOSC |
| Name: | CWGxCLK |
| Offset: | 0x0F40 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| CS | |||||||||
| Access | R/W | ||||||||
| Reset | 0 |
| Value | Description |
|---|---|
1 |
HFINTOSC (remains operating during Sleep) |
0 |
FOSC |
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.