Implication of Transmit FIFO Empty and Receive FIFO Full Conditions

At SDR speeds, the I3CC extends the clock by pulling the I3CC_SCL low under the following conditions:

• Transmit FIFO empty during the middle of a write data transfer at SDR speeds.
• Receive FIFO full during the middle of a read data transfer at SDR speeds.