20.3 Block Diagram

The generation of Peripheral Clock signals (GCLK_PERIPH) and the Main Clock (GCLK_MAIN) can be seen in the Device Clocking Diagram below.

Figure 20-1. Device Clocking Diagram

 

The GCLK block diagram is shown below:

Figure 20-2. Generic Clock Controller Detailed Block Diagram