31.6 Register Summary - DAC Control


Offset	Name	Bit Pos.	7	5	4	3	0
0x00 ... 0x0EC5	Reserved
0x0EC6	DAC1CON0	7:0	EN	OE1		PSS[1:0]	NSS
0x0EC7	DAC1CON1	7:0			DAC1R[4:0]

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.