21.8.5 Error Address

Name: ERRADDR
Offset: 0x04
Reset: 0x00000000
Property: Read-only

Bit 3130292827262524 
          
Access  
Reset  
Bit 2322212019181716 
       ERRADDR[17:16] 
Access RR 
Reset 00 
Bit 15141312111098 
 ERRADDR[15:8] 
Access RRRRRRRR 
Reset 00000000 
Bit 76543210 
 ERRADDR[7:0] 
Access RRRRRRRR 
Reset 00000000 

Bits 17:0 – ERRADDR[17:0] ECC Error Address

The RAM address offset from RAM start that caused an ECC error. If a single-bit error is followed by a dual-bit error, this register is updated with the address of the dual-bit error, otherwise, it stalls on the first error occurrence. This register reads as ‘0’ unless INTFLAG.SINGLEE and/or INTFLAG.DUALE are ‘1’.