12.6.2.8 Duty Cycle
When dividing a clock with an odd division
factor, the duty cycle will not be 50/50. Writing the Improve Duty Cycle bit in GENCTRL
(GENCTRL.IDC=1) will result in a 50/50 duty cycle.
When dividing a clock with an odd division
factor, the duty cycle will not be 50/50. Writing the Improve Duty Cycle bit in GENCTRL
(GENCTRL.IDC=1) will result in a 50/50 duty cycle.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.