v2024.2

1 What's New
Information about what is new in Libero SoC Design Suite
2 Download Help
Information to help you download the Libero SoC Design Suite documentation
3 SmartHLS Compiler
Information about SmartHLS Compiler
4 Installation and Licensing
Information about Libero SoC software installation and licensing
5 Design Flow
Information about Design Flow
6 Block Flow
Information about Block Flow
7 SmartDesign
Information about SmartDesign
8 Netlist Viewer
Information about Netlist Viewer
- 8.1 Netlist Viewer
  Information about Netlist Viewer
- 8.2 Netlist Viewer Interface
  Information about Netlist Viewer Interface
9 I/O Editor
Information about I/O Editor
10 PDC Commands
Information about PDC commands for all families
11 Chip Planner
Information about Chip Planner
12 Timing Constraints Editor
Information about Timing Constraints Editor
13 SmartTime Static Timing Analyzer
Information about SmartTime Static Timing Analyzer
14 SmartPower
Information about SmartPower
15 Programming and Debugging
Information about Programming and Debugging
16 Macro Library
Information about Macro Library for SmartFusion2, IGLOO2 and PolarFire
17 Custom Flow
Information about Custom Flow
18 Design Separation Methodology
Information about Design Separation Methodology
19 Microchip Separation Verification Tool
Information about Microchip Separation Verification Tool
20 PolarFire SoC Microcontroller Subsystem (MSS)
Information about PolarFire SoC Microcontroller Subsystem (MSS)
21 Tcl Command Reference
Information about Tcl Command Reference
22 Additional Information
Additional information about other Microchip products
23 Technical Support
24 About Microchip
More information about Microchip

8.2 Adding All Connected Logic

Add to Target Cone > All connected Logic selects and adds all instances connected to the adjacent nets to the Target Cone.