31.7.10 Channel n Interrupt Enable Set
| Name: | CHINTENSET |
| Offset: | 0x25 + n*0x08 [n=0..11] |
| Reset: | 0x00 |
| Property: | PAC Write-Protection |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EVD | OVR | ||||||||
| Access | RW | RW | |||||||
| Reset | 0 | 0 |
Bit 1 – EVD Channel Event Detected Interrupt Enable
Writing a ‘0’ to this bit has no effect.
Writing a ‘1’ to this bit will set the Event Detected Channel
Interrupt Enable bit, which enables the Event Detected Channel interrupt.
| Value | Description |
|---|---|
| 0 | The Event Detected Channel interrupt is disabled. |
| 1 | The Event Detected Channel interrupt is enabled. |
Bit 0 – OVR Channel Overrun Interrupt Enable
Writing a ‘0’ to this bit has no effect.
Writing a ‘1’ to this bit will set the Overrun Channel Interrupt
Enable bit, which enables the Overrun Channel interrupt.
| Value | Description |
|---|---|
| 0 | The Overrun Channel interrupt is disabled. |
| 1 | The Overrun Channel interrupt is enabled. |