25.4.3 Clocks

The PAC bus clocks (CLK_PAC_APB and CLK_PAC_AHB) can be enabled and disabled in the Main Clock module.

For details about default state of CLK_PAC_APB and CLK_PAC_AHB, see System and Peripheral Bus Clock Generation (CLKGEN) from Related links.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.