20.8 Timer1 Interrupt
The Timer1 register pair (TMRxH:TMRxL) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIRx register is set. To enable the interrupt-on-rollover, the following bits must be set:
- TMRxON bit of the TxCON register
- TMRxIE bits of the PIEx register
- PEIE/GIEL bit of the INTCON register
- GIE/GIEH bit of the INTCON register
The interrupt is cleared by clearing the TMRxIF bit in the Interrupt Service Routine.
For more information on selecting high or low priority status for the Timer1 overflow interrupt, see the Interrupts chapter.
Important: The TMRxH:TMRxL register pair and the TMRxIF bit should be cleared before enabling interrupts.