39.6.2.5 Prescaler Selection
The SDADC is clocked by GCLK_SDADC. There is also a prescaler in the SDADC to enable conversion at lower clock rates.
Refer to CTRLB39.8.3 Control B for details on prescaler settings.
The SDADC is clocked by GCLK_SDADC. There is also a prescaler in the SDADC to enable conversion at lower clock rates.
Refer to CTRLB39.8.3 Control B for details on prescaler settings.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.