3.3 External INT0 Configuration Code Example
/* Disable CPU IRQ*/
cli();
/* Rising edge of INT0 to trigger interrupt*/
EICRA |= 0x03;
/*INT0 interrupt enable*/
EIMSK |= 0x01;
...
/* Enable CPU IRQ*/
sei();
/* Disable CPU IRQ*/
cli();
/* Rising edge of INT0 to trigger interrupt*/
EICRA |= 0x03;
/*INT0 interrupt enable*/
EIMSK |= 0x01;
...
/* Enable CPU IRQ*/
sei();
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.