31.4.1 Digital Filter/Average
The digital filter/average module consists of an accumulator with data feedback options, and control logic to determine when threshold tests need to be applied. The accumulator can be accessed through the ADACC register.
Upon each trigger event (the GO bit set or external event trigger), the ADC conversion result is added to or subtracted from the accumulator. If the accumulated value exceeds 2(accumulator_width) - 1 = 218 - 1 = 262143, the AOV overflow bit is set.
The CRS bits control the data shift on the accumulator result, which effectively divides the value in the accumulator registers. For the Accumulate mode of the digital filter, the shift provides a simple scaling operation. For the Average/Burst Average mode, the calculated average is only accurate when the number of samples agrees with the number of bits shifted. For the Low-Pass Filter mode, the shift is an integral part of the filter, and determines the cutoff frequency of the filter. Table 31-3 shows the -3 dB cutoff frequency in ωT (radians) and the highest signal attenuation obtained by this filter at Nyquist frequency (ωT = π).
CRS | ωT (radians) @ -3 dB Frequency | dB @ FNyquist = 1/(2T) |
---|---|---|
1 | 0.72 | -9.5 |
2 | 0.284 | -16.9 |
3 | 0.134 | -23.5 |
4 | 0.065 | -29.8 |
5 | 0.032 | -36.0 |
6 | 0.016 | -42.0 |