Interrupt latency is defined as the time from when the interrupt event occurs to the time
code execution at the interrupt vector begins. The interrupt is sampled during Q1 of the
instruction cycle. The actual interrupt latency then depends on the instruction that is
executing at the time the interrupt is detected. See the following figures for more
details.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.