31.6 HSS AXI QOS Register
| Name: | SFR_HSS_AXIQOS |
| Offset: | 0x2028 |
| Reset: | 0x00000000 |
| Property: | Read/Write |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| Access | |||||||||
| Reset |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| WRITE[3:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | |||||
| Reset | 0 | 0 | 0 | 0 | |||||
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| READ[3:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | |||||
| Reset | 0 | 0 | 0 | 0 | |||||
Bits 11:8 – WRITE[3:0] Defines the QOS value for the write transfer from HSS to the DDR controller
The accepted values are 0 (lowest priority) to 15 (highest priority).
Bits 3:0 – READ[3:0] Defines the QOS value for the read transfer from HSS to the DDR controller
The accepted values are 0 (lowest priority) to 15 (highest priority).