35.15.2 Main System Bus Clocks Switching Timings

The glitch-free clock switcher implemented to control the sources of MCKx (except MCK0) performs the clock switching in 3 clock cycles of the currently used clock plus 3 cycles of the target clock.

The clock switching is effective once MCKXRDY rises. See the following figure.