24.5.1 RSTC Control Register
| Name: | RSTC_CR |
| Offset: | 0x00 |
| Reset: | – |
| Property: | Write-only |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| KEY[7:0] | |||||||||
| Access | W | W | W | W | W | W | W | W | |
| Reset | – | – | – | – | – | – | – | – | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| Access | |||||||||
| Reset |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Access | |||||||||
| Reset |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EXTRST | PROCRST | ||||||||
| Access | W | W | |||||||
| Reset | – | – |
Bits 31:24 – KEY[7:0] System Reset Key
| Value | Name | Description |
|---|---|---|
| 0xA5 | PASSWD | Writing any other value in this field aborts the write operation. |
Bit 3 – EXTRST External Reset
| Value | Description |
|---|---|
| 0 | No effect. |
| 1 | If KEY = 0xA5, asserts the NRST_OUT pin. |
Bit 0 – PROCRST Processor Reset
| Value | Description |
|---|---|
| 0 | No effect. |
| 1 | If KEY = 0xA5, resets the processor and all the embedded peripherals. |